


## **Serial Peripheral Interface**




Some registers parameters are only for 55800



#### **SPI Features**

- Master/Slave
  - Supports up to 15 external devices
- Supports SPI modes 0, 1, 2 & 3
  - All combinations of clock phase and polarity
- Programmable:
  - 8 to 16 bit Data Length
  - Delays between chip selects
  - Delays between consecutive transfers
  - Delays between clock and data per chip select
- Selectable Mode Fault Detection
- Fixed or Variable peripheral selection
- Peripheral Data Controller (PDC)
  - Chained Buffer support
- Local Loop back in Master mode








## **Dependencies**

- PMC has to be programmed 1st for SPI to work
- PIO Controller has to be programmed for the pins to behave as intended
- SPI Peripheral Inputs "see" the state of the pad.
- For example:
  - Use the SPI as a transmitter only.
  - Program the PIO controller pins for SPCK and MOSI to be outputs.
  - Program the PIO controller pin for MISO to be a GPIO.
    - The SPI peripheral's internal MISO input will see the state of the GPIO.
- Be careful of NPCS0/NSS/GPIO pin
  - If you only have 1 external SPI devices then technically you can don't need an external chip select.
  - However if the SPI sees a 0 on NSS PIO line, a Mode Fault can be generated.



#### **Master Mode Clock Generation**



- SCBR is 0 on reset. 0 leads to un-predictable results.
  - Set to something other than 0 before 1st transfer
  - Each Chip Select can have its own baud rate
    - FDIV is the same for all chip selects



# **SPI Control Register SPI\_CR**

LASTXFER 24	SWRST <sup>7</sup>	SPIDIS	SPIEN	0
-------------	--------------------	--------	-------	---


- $\blacksquare$  SPIEN = 1 = SPI ENABLE
- SPIDIS = 1 = SPI DISABLE
  - Current transfer completes
  - All pins are inputs
- LASTXFER
  - 1 = NPCS rises as soon as last bit transferred out of Shift register occurs

 $\Rightarrow$ Both = 1 SPI = Disabled

- SWRST = 1 = RESET = software controlled hardware reset
  - Writing a zero to this register has no effect
- SWRST & LASTXFER cleared by hardware



#### Master Mode Shift Register



#### TXEMPTY

- Set after any programmable delay
- MCK can be turned off in PMC at this time

#### OVRES

- No data loaded into RD when = 1
- Read SPI\_SR to clear

#### TDRE


- Cleared when SPI\_TDR written
- Used to trigger PDC transfer

#### RDRF

Cleared when SPI\_RDR read



#### **Mode Fault**



- Mode Fault occurs when the SPI is a master and another master has asserted NPCSO/NSS low.
  - NPCS0/NSS is normally configured as an open drain
  - Add an external pull-up to NPCS0/NSS to prevent spurious mode faults
- Enabled by default
- SPI peripheral gets disabled when fault occurs
  - Read SPI\_SR to clear MODF bit
  - 2. Re-enable SPI peripheral through SPI\_MR SPIEN bit




## **Data Transfer Delays**

- Three delays can be programmed
  - Delay Between Chip Selects (**DLYBCS**)
    - Delays assertion from one chip select to another
    - Same delay for all chip selects
  - Delay Before SPCK (**DLYBS**)
    - SPCK is delayed after the chip select assertion
    - Programmable for each chip select
  - Delay Between Consecutive Transfers (**DLYBCT**)
    - Programmable for each chip select



#### **Transfer Delays**


- Delay Between Chip Selects (**DLYBCS**)
  - Use to accommodate SPI devices with long float times
  - Delay = # of MCK periods if FDIV = 0 or # of MCK periods \* 32 if FDIV = 1
  - If DLYBCS < 6 its set to 6 to guarantee a minimum delay
    - Or 6 \* 32 MCK periods if FDIV = 1





#### **Transfer Delays**


- Delay Before SPCK (**DLYBS**)
  - Defines delay from NPCS valid to 1<sup>st</sup> valid SPCK transition
  - If DLYBS = 0, the delay =  $\frac{1}{2}$  the SPCK period
  - Delay = # of MCK periods if FDIV = 0 or # of MCK periods \* 32 if FDIV = 1





## **Transfer Delays**

- Delay Between Consecutive Transfers (**DLYBCT**)
  - Defines delay between 2 consecutive transfers without removing the chip select
  - Delay is always inserted after each transfer and before removing the chip select if needed
  - If DLYBCT = 0 then no delay
  - Delay =  $(((32 \times N \times DLYBCT) / MCK) + ((N \times SCBR) / (2 \times MCK))$





#### **Peripheral Selection**

- Fixed: PS bit in SPI\_MR = 0
  - SPI manages data flow with only one external SPI device at a time
  - PDC uses optimal 8 or 16 bit data to transfer data memory efficient
  - PCS field in SPI\_MR used to select device on the bus
- Variable: PS bit in SPI\_MR = 1
  - SPI manages data flow with more than one external SPI device.
  - Using the PDC data is transferred in 32 bit mode.
    - 32 bit SRAM locations are encoded to select the appropriate external device automatically.
    - Not as memory efficient but allows for multiple SPI device communication without processor intervention
  - PCS field in SPI CSR0..3 select external devices on the SPI bus
- SPI still manages the programmable data length of 8 to 16 bits in either mode.




# **Peripheral Chip Select Decoding**

- PCSDEC bit in SPI\_MR = 0
  - Chip selects NPCS0 NPCS3 are directly connected to SPI devices
  - PCS field in *SPI MR* maps directly to NPCS0 to NPCS3
    - 1 of 4 encoding
- PCSDEC bit in SPI\_MR = 1
  - Chip selects NPCS0 NPCS3 are connected to a 4 to 16 decoder
  - PCS field in *SPI\_TDR* is binary encoded.
  - SPI\_CSR0 controls external SPI devices 0-3, SPI\_CSR1 controls ...
- Pins NPCS0 NPCS3 at a logic 1 indicates no device selected
  - PCS value of 1111 is reserved for no transfers when PCSDEC = 1 or 0
  - 15 external devices can be controlled when PCSDEC = 1
  - 4 external devices can be controlled when PCSDEC = 0




# Peripheral Chip Select Decoding PCSDEC = 0





# Peripheral Chip Select Decoding PCSDEC = 1





# **Variable Peripheral Mode**

32 BIT SRAM MEMORY									
	SPI DEVICE						ADDRESS		
					PCS		DATA		
31	X 25	LASTXFER 24	<sup>23</sup> X	20 1	9 1101	16 15	TD	0	0x100
31	X 25	LASTXFER 24	<sup>23</sup> X	20 1	1101	16 15	TD	0	0x104
31	X 25	LASTXFER	X	201	1101	16 15	TD	0	0x108
31	X 25	LASTXFER	<sup>23</sup> X	20 1	1101	16 15	TD	0	0x10C
31	X 25	LASTXFER 24	<sup>23</sup> X	20 1	0111	16 15	TD	0	0x110
31	X 25	LASTXFER	X	20 1	0111	16 15	TD	0	0x114
31	X 25	LASTXFER 24	<sup>23</sup> X	20 1	0111	16 15	TD	0	0x118
31	X 25	LASTXFER	X	20 1	0111	16 15	TD	0	0x11C
31	X 25	LASTXFER 24	<sup>23</sup> X	20 1	9 0111	16 15	TD	0	0x120

LASTXFER = 1. Current NPCS pin de-asserts as soon as the data transfer has occurred



## Fixed/Variable & Chip Select Summary

#### Fixed

- Communication managed with one peripheral at a time by the processor
- Chip Selects controlled by SPI\_MR
- Memory efficient, processor in-efficient

#### Variable

- Highly automated communication with up to 15 devices with no processor intervention
- Chip Selects controlled by SPI\_TDR, every write to SPI\_TDR can select a different SPI device
- Processor efficient, memory in-efficient

#### Chip Select Decoding

- 1 of 4 Encoding
  - Bit 0 of PCS field has priority
    - PCS = 0000 = NPCS0 = 0 NPCS 1-3 = 1
    - PCS = 0101 = NPCS1 = 0 NPCS 0,2,3 = 1
- Binary Encoding
  - 1111 not allowed




#### **Variable Peripheral Mode**

- Can you use Variable Peripheral Mode with only 4 external SPI devices?
  - Yes
    - Chip Select decoding has to be done by user's SW.
    - PCS in SPI\_CSR0..3 maps directly to NPCS pins
    - Software can create bus contention.



#### **Slave Mode**

- Slave mode characteristics defined by SPI\_CSR0
- RDRF in SPI\_SR rises on transfer from Shift Register to Read Data Register
- If RDRF is already high, transfer is aborted, OVRES bit is set
- When a transfer starts, data shifted out is what's present in the shift register





## **SPI Peripheral Data Controller**

- DMA from memory to peripheral and vice versa
  - Can be external memory on EBI for those parts that have an EBI
- 1 Master Clock Cycle needed for memory to peripheral transfer
- 2 Master Clock Cycles needed for peripheral to memory transfer
- For each channel
  - 32 bit memory pointer (incremented by byte, half-word or word)
  - 16 bit transfer count (decrements)
  - 32 bit next memory pointer (incremented by byte, half-word or word)
  - 16 bit next transfer count (decrements)

#### Registers

- Receive Pointer Register (RPR) and Transmit Pointer Register (TPR)
- Receive Counter Register (RCR) and Transmit Counter Register (TCR)
- Receive Next Pointer Register (RNPR) and Transmit Next Pointer Register (TNPR)
- Receive Next Counter Register (RNCR) and Transmit Next Counter Register (TNCR)



## **SPI PDC Chaining Buffers**

- Transmit Channel Example
  - When  $SPI\_TCR = 0$ 
    - Contents of SPI\_TNPR are loaded into SPI\_TPR
    - Contents of SPI\_ TNCR are loaded into SPI\_ TCR
    - SPI\_ TNCR is set to 0
    - Flags are updated accordingly



#### **SPI PDC Flags**

- ENDRX is set when RCR = 0
- RXBUFF is set when RCR = 0 & RNCR = 0
- ENDTX is set when TCR = 0
- TXBUFE is set when TCR = 0 & TNCR = 0
- How do you program the PDC to exceed 131,070 transfers?
  - Program SPI, Including Interrupt
  - Load 0xFFFF into both RCR & RNCR
  - Load memory pointers RPR & RNPR
  - Enable PDC channel
  - When ENDRX -> 1
    - Interrupt gets generated
    - Check RNCR = 0
    - Load RNCR with another value
    - Load RNPR with the next address



#### **SPI PDC Control & Status**

- Control
  - Enable
    - Writing a 1 to the "EN" bit enables the channel if the "DIS" bit is not set
  - Disable
    - Writing a 1 to the "DIS" bit disables the channel

SPI\_PTCR

TXTDIS 9	TXTEN 8
RXTDIS	RXTEN

- Status
  - 1 = transfers for that channel are enabled

SPI\_PTSR

TXTEN<sup>8</sup>



## **SPI PDC Register Locations**

- Control registers start at peripheral address offset by 0x100
  - 0x100 : SPI\_RPR : SPI Receive Pointer Register, Read/Write
  - 0x104 : SPI RCR : SPI Receive Counter Register, Read/Write
  - 0x108 : SPI\_TPR : SPI Transmit Pointer Register, Read/Write
  - 0x10C : SPI\_TCR : SPI Transmit Counter Register, Read/Write
  - 0x110 : SPI\_RNPR : SPI Receive Next Pointer Register, Read/Write
  - 0x114 : SPI\_RNCR : SPI Receive Next Counter Register, Read/Write
  - 0x118 : SPI\_TNPR : SPI Transmit Next Pointer Register, Read/Write
  - 0x11C : SPI\_TNCR : SPI Transmit Next Counter Register, Read/Write
  - 0x120 : SPI\_PTCR : SPI PDC Transfer Control Register, Write-only
  - 0x124 : SPI\_PTSR : SPI PDC Transfer Status Register, Read-only
- SPI control registers for SAM7S start at address 0 x FFFE 0000
- SPI PDC control registers start at address 0 x FFFE 0100



#### **SPI Interrupts**

- SPI Interrupt Enable Register SPI\_IER (Write Only)
  - 0 = No effect
  - 1 = Enable
- SPI Interrupt Disable Register SPI\_IDR (Write Only)
  - 0 = No effect
  - 1 = Disable
- SPI Interrupt Mask Register SPI\_IMR (Read Only)
  - 0 = Not enabled
  - 1 = Enabled

SPI\_IER, SPI\_IDR, SPI\_IMR

TXEMPTY 9	8	7	6	5	1	3	2	1	0
TVCMDTV	NICCD o	TVDLICE '							
	コルフンド	IXBUEE	KXBUFF			UVKES	101()1)	III)KF	RURF
1//-	14551	INDOIL	IVVDOII			OVICES	1-1001		110111



## **SPI Interrupts**

- Receive Data Register Full
- Transmit Data Register Empty
- Mode Fault Error
- Overrun Error
- End of Receive Buffer
- End of Transmit Buffer

PDC Related

- Receive Buffer Full
- Transmit Buffer Empty
- NSS Rising
- Transmit Registers Empty

TXEMPTY NSSR TXBUFE RXBUFF ENDTX ENDRX OVRES MODF TDRE RDRF

1 interrupt line goes to the AIC Read SPI SR to determine which interrupt occurred



# **SPI Status Register SPI\_SR**

- Receive Data Register Full
- Transmit Data Register Empty
- Mode Fault Error
- Overrun Error
- End of Receive Buffer
- End of Transmit Buffer

.

PDC Related

- Receive Buffer Full
- Transmit Buffer Empty
- NSS Rising
- Transmit Registers Empty
- SPI Enable Status<sup>10</sup>

TXEMPTY 9	8	1 7	6	1 5	4	_ 3	_ 2	1 1	l nl
I TVEMDTV 1	NICCD	TVDIICE	DVDHEE	LNDTV					
	אככעו	INDUFE	KADUEE			UVKES			
		.,,,,				UU			



#### **SPI Summary**

- High Speed. 55 Mb/s for SAM7S devices
- Separate baud rate generation on each chip select
- Can control up to 15 external SPI devices
- Programmable data length of 8 to 16 bits
- Highly flexible automated DMA support
  - Put the processor to sleep while transferring data
- Programmable delays on chip selects to accommodate various bus timing from different SPI IC manufacturers
- Error checking
  - Local Loop Back
  - Mode Fault Detection